Cadence Xcelium
Parallel logic simulator for SoC functional verification
- Vendor
- Cadence Design Systems
- License
- Commercial
- Platforms
- Linux
Xcelium is Cadence's flagship event-driven logic simulator, built for UVM testbenches at SoC scale. Multi-core parallel simulation, domain partitioning, and farm-mode regression cut verification closure time on designs where single-core simulators bottleneck; it anchors the Cadence verification flow alongside JasperGold and Palladium.
Best for: silicon verification teams running large UVM regressions against multi-million-gate designs.
Consider alternatives when you're doing FPGA-scale RTL work — lighter simulators (Questa/ModelSim, Verilator) cover that at lower cost.
Cadence Xcelium articles & guides
-
Cadence Xcelium Parallel Simulator: Leveraging Multi-Core Simulation for Large-Scale UVM Testbenches
Cadence Xcelium Parallel Simulator distributes SystemVerilog and UVM testbench workloads across multiple CPU cores using a proprietary parallel execution engine, delivering 4–6× speedup on multi-clock SoC designs. This article covers the parallel simulation architecture, practical xrun configuration for UVM testbenches, performance benchmarks by design type, and best practices for integrating parallel simulation into farm-based regression flows targeting functional coverage closure.